{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:29:36Z","timestamp":1757626176719,"version":"3.44.0"},"reference-count":25,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1991,3,1]],"date-time":"1991-03-01T00:00:00Z","timestamp":667785600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1991,3,1]],"date-time":"1991-03-01T00:00:00Z","timestamp":667785600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1991,3]]},"DOI":"10.1016\/0167-9260(91)90005-6","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"29-42","update-policy":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"title":["Sparse matrix superchip: A reconfigurable architecture for VLSI processing arrays"],"prefix":"10.1016","volume":"11","author":[{"given":"G.A.","family":"Chukwudebe","sequence":"first","affiliation":[]},{"given":"R.N.","family":"Gorgui-Naguib","sequence":"additional","affiliation":[]},{"given":"S.S.","family":"Dlay","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"6","key":"10.1016\/0167-9260(91)90005-6_BIB1","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/MC.1987.1663586","article-title":"A survey and comparison of fault tolerant multistage interconnection networks","volume":"20","author":"Adams","year":"1987","journal-title":"Computer"},{"issue":"3","key":"10.1016\/0167-9260(91)90005-6_BIB2","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1109\/JSSC.1978.1051050","article-title":"Wafer scale integration - a fault tolerant procedure","volume":"Sc-13","author":"Aubusson","year":"1978","journal-title":"IEEE J. Solid State Circ."},{"issue":"2","key":"10.1016\/0167-9260(91)90005-6_BIB3","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/2.19830","article-title":"Performance of multiprocessor interconnection networks","volume":"22","author":"Bhuyan","year":"1989","journal-title":"Computer"},{"issue":"2","key":"10.1016\/0167-9260(91)90005-6_BIB4","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1016\/S0026-2692(88)80081-8","article-title":"Wafer scale integration: a review","volume":"19","author":"Chaturvedi","year":"1988","journal-title":"Microelectron. J."},{"article-title":"A Reconfigurable Architecture for Very Large Scale Microelectronic Systems","year":"1986","author":"Chen","key":"10.1016\/0167-9260(91)90005-6_BIB5"},{"key":"10.1016\/0167-9260(91)90005-6_BIB6","first-page":"137","article-title":"Superchip architecture for implementing large integrated systems","volume":"135","author":"Chen","year":"1988"},{"key":"10.1016\/0167-9260(91)90005-6_BIB7","series-title":"Proc. 13th Des. Autom. Conf.","first-page":"425","article-title":"A dogleg channel router","author":"Deutsch","year":"1976"},{"issue":"3","key":"10.1016\/0167-9260(91)90005-6_BIB8","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1016\/0167-9260(88)90040-5","article-title":"A practical IC design system for VLSI technology","volume":"6","author":"Dlay","year":"1988","journal-title":"Integration, the VLSI J."},{"key":"10.1016\/0167-9260(91)90005-6_BIB9","series-title":"Proc. Int. Symp. Computer Architecture and Digital Signal Processing","first-page":"35","article-title":"A neural network approach to the routing algorithm of a serial superchip system","author":"Dlay","year":"1989"},{"key":"10.1016\/0167-9260(91)90005-6_BIB10","series-title":"Proc. 8th Des. Autom. Workshop","first-page":"155","article-title":"Wire routing by optimizing channel assignment within apertures","author":"Hashimoto","year":"1971"},{"key":"10.1016\/0167-9260(91)90005-6_BIB11","series-title":"Proc. 6th Des. Autom. Workshop","first-page":"1","article-title":"A solution to line routing problems on the continuous plane","author":"Hightower","year":"1969"},{"issue":"1","key":"10.1016\/0167-9260(91)90005-6_BIB12","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/0167-9260(89)90056-4","article-title":"A new three layer rectilinear area router with obstacle avoidance","volume":"7","author":"Jou","year":"1989","journal-title":"Integration the VLSI J."},{"key":"10.1016\/0167-9260(91)90005-6_BIB13","series-title":"Carneige-Mellon University, Dept. of Computer Science, Report No. CMU-CS 79-103","article-title":"Algorithms for VLSI Processor Arrays","author":"Kung","year":"1980"},{"issue":"2","key":"10.1016\/0167-9260(91)90005-6_BIB14","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1016\/S0167-9260(83)80016-9","article-title":"An auto layout systems for a hierarchical IC design environment","volume":"1","author":"Liesenberg","year":"1983","journal-title":"Integration, the VLSI J."},{"issue":"2","key":"10.1016\/0167-9260(91)90005-6_BIB15","first-page":"55","article-title":"Placement expanding autolayout router","volume":"133","author":"Liesenberg","year":"1986","journal-title":"IEE Proc. 1"},{"key":"10.1016\/0167-9260(91)90005-6_BIB16","series-title":"VLSI Technology and Design","article-title":"Systolic and wavefront arrays","author":"McWhirter","year":"1987"},{"issue":"12","key":"10.1016\/0167-9260(91)90005-6_BIB17","doi-asserted-by":"crossref","first-page":"1687","DOI":"10.1109\/PROC.1984.13074","article-title":"Restructurable interconnects for RVLSI and WSI","volume":"72","author":"Mangir","year":"1984","journal-title":"IEEE Proc"},{"key":"10.1016\/0167-9260(91)90005-6_BIB18","series-title":"19th Des. Autom. Conf.","first-page":"418","article-title":"A greedy channel router","author":"Rivest","year":"1981"},{"key":"10.1016\/0167-9260(91)90005-6_BIB19","doi-asserted-by":"crossref","first-page":"902","DOI":"10.1109\/TC.1983.1676134","article-title":"The diogenes approach to testable fault tolerant arrays of processors","volume":"C-32","author":"Rosenberg","year":"1983","journal-title":"IEEE Trans. Comp."},{"key":"10.1016\/0167-9260(91)90005-6_BIB20","first-page":"712","article-title":"Reconfigurable architectures for VLSI processing arrays","volume":"74","author":"Sami","year":"1986"},{"issue":"1","key":"10.1016\/0167-9260(91)90005-6_BIB21","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/MC.1982.1653826","article-title":"Introduction to configurable highly parallel computer","volume":"15","author":"Synder","year":"1982","journal-title":"Computer"},{"key":"10.1016\/0167-9260(91)90005-6_BIB22","unstructured":"Sumerling, G.W., Progressing towards wafer scale integration, Plessey Research Review 88, pp. 45\u201356."},{"key":"10.1016\/0167-9260(91)90005-6_BIB23","series-title":"VLSI and Modern Signal Processing","article-title":"Signal processing application of concurrent array processor technology","author":"Whitehouse","year":"1985"},{"issue":"12","key":"10.1016\/0167-9260(91)90005-6_BIB24","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/MC.1985.1662776","article-title":"Reconfiguration strategies for parallel architectures","volume":"18","author":"Yalamanchili","year":"1985","journal-title":"Computer"},{"key":"10.1016\/0167-9260(91)90005-6_BIB25","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/TCAD.1982.1269993","article-title":"Efficient algorithms for channel routing","volume":"CAD 1","author":"Yoshimura","year":"1982","journal-title":"IEEE Trans. CAD"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:0167926091900056?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:0167926091900056?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:40Z","timestamp":1757453860000},"score":1,"resource":{"primary":{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/0167926091900056"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,3]]},"references-count":25,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1991,3]]}},"alternative-id":["0167926091900056"],"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/doi.org\/10.1016\/0167-9260(91)90005-6","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1991,3]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Sparse matrix superchip: A reconfigurable architecture for VLSI processing arrays","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/doi.org\/10.1016\/0167-9260(91)90005-6","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1991 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}