{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T09:20:04Z","timestamp":1648632004554},"reference-count":19,"publisher":"Elsevier BV","issue":"2-3","license":[{"start":{"date-parts":[[2004,6,1]],"date-time":"2004-06-01T00:00:00Z","timestamp":1086048000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Mathematics and Computers in Simulation"],"published-print":{"date-parts":[[2004,6]]},"DOI":"10.1016\/j.matcom.2003.11.008","type":"journal-article","created":{"date-parts":[[2004,1,7]],"date-time":"2004-01-07T10:37:08Z","timestamp":1073471828000},"page":"231-242","source":"Crossref","is-referenced-by-count":1,"title":["Interval-based analysis in embedded system design"],"prefix":"10.1016","volume":"66","author":[{"given":"M","family":"Jersak","sequence":"first","affiliation":[]},{"given":"K","family":"Richter","sequence":"additional","affiliation":[]},{"given":"R","family":"Ernst","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.matcom.2003.11.008_BIB1","doi-asserted-by":"crossref","unstructured":"R. Alur, C. Courcoubeti, D. Dill, Model-checking in dense real-time, Inform. Comput. 104 (1) 1993.","DOI":"10.1006\/inco.1993.1024"},{"key":"10.1016\/j.matcom.2003.11.008_BIB2","doi-asserted-by":"crossref","unstructured":"K. Altisen, G. Goessler, J. Sifakis, Scheduler modeling based on the controller synthesis paradigm, J. Real-Time Syst. 23 (2002).","DOI":"10.1023\/A:1015346419267"},{"issue":"2","key":"10.1016\/j.matcom.2003.11.008_BIB3","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1007\/BF01214556","article-title":"Discrete time process algebra","volume":"8","author":"Baeten","year":"1996","journal-title":"Formal Asp. Comput."},{"key":"10.1016\/j.matcom.2003.11.008_BIB4","unstructured":"G. Buttazzo, Real-Time Computing Systems\u2014Predictable Scheduling Algorithms and Applications, Kluwer Academic Publishers, 2002."},{"key":"10.1016\/j.matcom.2003.11.008_BIB5","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1023\/A:1007993819750","article-title":"Real-time schedulability tests for preemptive multitasking","volume":"14","author":"Fidge","year":"1998","journal-title":"J. Real-Time Syst."},{"key":"10.1016\/j.matcom.2003.11.008_BIB6","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1137\/0117039","article-title":"Bounds on multiprocessing anomalies","volume":"17","author":"Graham","year":"1969","journal-title":"SIAM J. Appl. Math."},{"key":"10.1016\/j.matcom.2003.11.008_BIB7","unstructured":"K. Gresser, Echtzeitnachweis ereignisgesteuerter Realzeitsysteme, Fortschrittsberichte VDI, Reihe 10, Nr. 268, VDI Verlag, D\u00fcsseldorf, 1993."},{"key":"10.1016\/j.matcom.2003.11.008_BIB8","doi-asserted-by":"crossref","unstructured":"M. Jersak, K. Richter, R. Henia, R. Ernst, F. Slomka, Transformation of SDL specifications for system-level timing analysis, in: Proceedings of the 10th International Symposium on Hardware\/Software Codesign (CODES02), Estes Park, CO, USA, 2002.","DOI":"10.1145\/774789.774815"},{"key":"10.1016\/j.matcom.2003.11.008_BIB9","doi-asserted-by":"crossref","unstructured":"J. Lehoczky, Fixed priority scheduling of periodic task sets with arbitrary deadlines, in: Proceedings of the Real-Time Systems Symposium, 1990.","DOI":"10.1109\/REAL.1990.128748"},{"key":"10.1016\/j.matcom.2003.11.008_BIB10","doi-asserted-by":"crossref","unstructured":"C.L. Liu, J. Layland, Scheduling algorithm for multiprogramming in a hard-real-time environment, J. ACM 20 (1) (1973) 46\u201361.","DOI":"10.1145\/321738.321743"},{"key":"10.1016\/j.matcom.2003.11.008_BIB11","doi-asserted-by":"crossref","unstructured":"Y.S. Li, S. Malik, Performance Analysis of Real-Time Embedded Software, Kluwer Academic Publishers, 1999.","DOI":"10.1007\/978-1-4615-5131-7"},{"key":"10.1016\/j.matcom.2003.11.008_BIB12","doi-asserted-by":"crossref","unstructured":"K. Richter, R. Ernst, Event model interfaces for heterogeneous system analysis, in: Proceedings of the 5th Design, Automation and Test Conference (DATE02), Paris, France, 2002, pp. 506\u2013513.","DOI":"10.1109\/DATE.2002.998348"},{"key":"10.1016\/j.matcom.2003.11.008_BIB13","doi-asserted-by":"crossref","unstructured":"K. Tindell, H. Kopetz, F. Wolf, R. Ernst, Safe automotive software development, in: Proceedings of the Design, Automation and Test in Europe (DATE\u201903), Munich, Germany, March 2003.","DOI":"10.1109\/DATE.2003.1253676"},{"key":"10.1016\/j.matcom.2003.11.008_BIB14","doi-asserted-by":"crossref","unstructured":"K. Richter, D. Ziegenbein, M. Jersak, R. Ernst, Model composition for scheduling analysis in platform design, in: Proceedings of the 39th Design Automation Conference (DAC\u201902), New Orleans, LA, USA, 2002.","DOI":"10.1145\/513918.513993"},{"key":"10.1016\/j.matcom.2003.11.008_BIB15","unstructured":"L. Sha, R. Rajkumar, S.S. Sathaye, Generalized rate-monotonic scheduling theory: a framework for developing real-time systems, in: Proceedings of the IEEE, vol. 82, no. 1, pp. 86\u201382, 1994 [SSL89]. B. Sprunt, L. Sha, J. Lehoczky, Aperiodic Task Scheduling for Hard Real-Time Systems, J. Real-Time Syst. 1 (1) (1989) 27\u201360."},{"key":"10.1016\/j.matcom.2003.11.008_BIB16","doi-asserted-by":"crossref","unstructured":"L. Thiele, S. Chakraborty, M. Gries, A. Maxiaguine, J. Greutert, Embedded software in network processors\u2014models and algorithms, in: Proceedings of the First Workshop on Embedded Software (EMSOFT), Lake Tahoe, USA, 2001.","DOI":"10.1007\/3-540-45449-7_29"},{"key":"10.1016\/j.matcom.2003.11.008_BIB17","doi-asserted-by":"crossref","unstructured":"F. Wolf, Behavioral Intervals in Embedded Software, Kluwer Academic Publishers, 2002.","DOI":"10.1007\/978-1-4757-3649-6"},{"key":"10.1016\/j.matcom.2003.11.008_BIB18","doi-asserted-by":"crossref","unstructured":"T. Yen, W. Wolf, Performance Estimation for Real-Time Distributed Embedded Systems, IEEE Trans. Parallel Distributed Syst. 9 (1998).","DOI":"10.1109\/71.735959"},{"key":"10.1016\/j.matcom.2003.11.008_BIB19","unstructured":"D. Ziegenbein, M. Jersak, K. Richter, R. Ernst, Breaking down complexity for reliable system-level timing validation, in: Ninth IEEE\/DATC Electronic Design Processes Workshop (EDP\u201902), Monterey, USA, April 2002."}],"container-title":["Mathematics and Computers in Simulation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0378475403002076?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0378475403002076?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,28]],"date-time":"2020-03-28T18:17:59Z","timestamp":1585419479000},"score":1,"resource":{"primary":{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S0378475403002076"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,6]]},"references-count":19,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[2004,6]]}},"alternative-id":["S0378475403002076"],"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/doi.org\/10.1016\/j.matcom.2003.11.008","relation":{},"ISSN":["0378-4754"],"issn-type":[{"value":"0378-4754","type":"print"}],"subject":[],"published":{"date-parts":[[2004,6]]}}}