{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,15]],"date-time":"2025-06-15T16:22:44Z","timestamp":1750004564072},"reference-count":8,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1016\/j.microrel.2018.07.127","type":"journal-article","created":{"date-parts":[[2018,9,30]],"date-time":"2018-09-30T04:47:54Z","timestamp":1538282874000},"page":"230-235","update-policy":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/http\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"special_numbering":"C","title":["Investigations on immunity of interfaces between intelligent media processor and DDR3 SDRAM memory"],"prefix":"10.1016","volume":"88-90","author":[{"given":"J.","family":"Wu","sequence":"first","affiliation":[]},{"given":"W.","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"B.","family":"Li","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Li","sequence":"additional","affiliation":[]},{"given":"H.","family":"Wang","sequence":"additional","affiliation":[]},{"given":"M.","family":"Wang","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"1","key":"10.1016\/j.microrel.2018.07.127_bb0005","doi-asserted-by":"crossref","DOI":"10.1109\/TEMC.2008.2008907","article-title":"The electromagnetic compatibility of integrated circuits \u2014 Past, present, and future","volume":"51","author":"Ramdani","year":"2009","journal-title":"IEEE Trans. Electromagn. Compat."},{"key":"10.1016\/j.microrel.2018.07.127_bb0010","series-title":"International Workshop on the Electromagnetic Compatibility of Integrated Circuits","first-page":"178","article-title":"Enhancement of the DPI method for IC immunity characterization[C]","author":"Lavarda","year":"2017"},{"issue":"2","key":"10.1016\/j.microrel.2018.07.127_bb0015","doi-asserted-by":"crossref","DOI":"10.1587\/elex.13.20161020","article-title":"A fast-locking harmonic-free digital DLL for DDR3 and DDR4 SDRAMs","volume":"14","author":"Yoon","year":"2016","journal-title":"IEICE Electronics Express"},{"key":"10.1016\/j.microrel.2018.07.127_bb0020","series-title":"Integrated circuits ~ Measurement of electromagnetic immunity 150\u202fKHz to 1\u202fGHz \u2013 Part 4: Direct RF Power Injection Method","author":"IEC 62132-4 Ed. 1","year":"2006"},{"key":"10.1016\/j.microrel.2018.07.127_bb0025","series-title":"International Symposium on EMC","article-title":"An industry-compliant immunity modeling technique for integrated circuits","author":"Lafon","year":"2009"},{"key":"10.1016\/j.microrel.2018.07.127_bb0030","series-title":"7th International Workshop on Electromagnetic Compatibility of Integrated circuits (EMC Compo)","article-title":"Immunity modeling of integrated circuits: an industrial case","author":"Lafon","year":"2009"},{"key":"10.1016\/j.microrel.2018.07.127_bb0035","series-title":"Soc Conference","first-page":"343","article-title":"Noise Immunity Improvement in the RESET Signal of DDR3 SDRAM Memory Module[C]","author":"Jung","year":"2013"},{"key":"10.1016\/j.microrel.2018.07.127_bb0040","series-title":"Telecommunications Forum","first-page":"1072","article-title":"DDR3 SDRAM memory interface design for com module[C]","author":"Pavlovic","year":"2013"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0026271418306954?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0026271418306954?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2018,11,13]],"date-time":"2018-11-13T04:36:05Z","timestamp":1542083765000},"score":1,"resource":{"primary":{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271418306954"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":8,"alternative-id":["S0026271418306954"],"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/doi.org\/10.1016\/j.microrel.2018.07.127","relation":{},"ISSN":["0026-2714"],"issn-type":[{"value":"0026-2714","type":"print"}],"subject":[],"published":{"date-parts":[[2018,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Investigations on immunity of interfaces between intelligent media processor and DDR3 SDRAM memory","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Reliability","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/doi.org\/10.1016\/j.microrel.2018.07.127","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2018 Elsevier Ltd. All rights reserved.","name":"copyright","label":"Copyright"}]}}