{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T13:25:13Z","timestamp":1742390713189,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/acsd.2005.36","type":"proceedings-article","created":{"date-parts":[[2006,10,11]],"date-time":"2006-10-11T12:54:11Z","timestamp":1160571251000},"page":"188-189","source":"Crossref","is-referenced-by-count":8,"title":["Formal Methods for Networks on Chips"],"prefix":"10.1109","author":[{"given":"K.","family":"Goossens","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming","volume":"24","author":"ra?dulescu","year":"2005","journal-title":"IEEE Trans CAD Integr Circuits Syst"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/5.469298"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253633"},{"key":"18","article-title":"A router architecture for networks on silicon","author":"rijpkema","year":"2001","journal-title":"Proc of Progress Workshop on Embedded Systems"},{"journal-title":"Interconnect-Centric Design for Advanced SoC and NoC","year":"2004","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/12.729792"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/43.898830"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084857"},{"journal-title":"Networks on Chip","year":"2003","key":"12"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379045"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"20","article-title":"A functional approach to the formal specification of networks on chip","author":"schmaltz","year":"2004","journal-title":"FMCAD"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"1","article-title":"Predictable embedded multiprocessor system design","author":"bekooij","year":"2004","journal-title":"SCOPE"},{"key":"10","article-title":"Embedding a CHDDL in a proof system","author":"goossens","year":"1991","journal-title":"CHARME"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.11"},{"journal-title":"Deadlock Prevention in \ufffdThereal Protocol","year":"0","author":"gebremichael","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-3454-7_1"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998309"},{"journal-title":"Guaranteeing the quality of services in networks on chip","year":"0","author":"goossens","key":"8"}],"event":{"name":"Fifth International Conference on Application of Concurrency to System Design (ACSD'05)","location":"St. Malo, France"},"container-title":["Fifth International Conference on Application of Concurrency to System Design (ACSD'05)"],"original-title":[],"link":[{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx5\/10077\/32310\/01508143.pdf?arnumber=1508143","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T22:05:02Z","timestamp":1489529102000},"score":1,"resource":{"primary":{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/1508143\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":22,"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/doi.org\/10.1109\/acsd.2005.36","relation":{},"subject":[]}}