{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T11:02:42Z","timestamp":1730199762649,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/ats.2007.61","type":"proceedings-article","created":{"date-parts":[[2008,4,28]],"date-time":"2008-04-28T13:04:16Z","timestamp":1209387856000},"page":"341-348","source":"Crossref","is-referenced-by-count":11,"title":["An On-Chip Test Clock Control Scheme for Multi-Clock At-Speed Testing"],"prefix":"10.1109","author":[{"family":"Xiao-Xin Fan","sequence":"first","affiliation":[]},{"family":"Yu Hu","sequence":"additional","affiliation":[]},{"family":"Laung-Terng Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843819"},{"key":"2","first-page":"151","article-title":"The Testability Features Of the MCF5407 Containing The 4th Generation Coldfire Microprocessor Core","author":"teresa","year":"2000","journal-title":"Proceedings of IEEE International Test Conference"},{"journal-title":"Clock Domain Crossing","year":"0","key":"10"},{"key":"1","first-page":"1","article-title":"High-Frequency, At-Speed Scan Testing","author":"lin","year":"2003","journal-title":"Proceedings of IEEE Design and Test of Computers"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297641"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2002.1181726"},{"key":"5","first-page":"475","article-title":"At-Speed Logic BIST Architecture for MultiClock Designs","author":"wang","year":"2005","journal-title":"Proceedings of IEEE International Conference on Computer Design VLSI in Computers and Processors"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.31"},{"key":"8","first-page":"366","article-title":"An at-speed Scan Test Scheme Using On-Chip PLL","volume":"19","author":"fan","year":"2007","journal-title":"Journal of computer-aided design & computer graphics"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.199"},{"article-title":"MultipleCapture DFT System for Detecting or Locating Crossing Clock-Domain Faults During Self-Test or Scan-Test","year":"0","author":"wang","key":"12"}],"event":{"name":"2007 16th Asian Test Symposium","start":{"date-parts":[[2007,10,8]]},"location":"Beijing","end":{"date-parts":[[2007,10,11]]}},"container-title":["16th Asian Test Symposium (ATS 2007)"],"original-title":[],"link":[{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx5\/4385341\/4387958\/04388036.pdf?arnumber=4388036","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T11:47:47Z","timestamp":1489664867000},"score":1,"resource":{"primary":{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/4388036\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":12,"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/doi.org\/10.1109\/ats.2007.61","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}