{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:26:24Z","timestamp":1729650384432,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/date.2008.4484789","type":"proceedings-article","created":{"date-parts":[[2008,4,15]],"date-time":"2008-04-15T22:15:51Z","timestamp":1208297751000},"page":"903-908","source":"Crossref","is-referenced-by-count":14,"title":["Approximate logic circuits for low overhead, non-intrusive concurrent error detection"],"prefix":"10.1109","author":[{"given":"Mihir R.","family":"Choudhury","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kartik","family":"Mohanram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"15","article-title":"abc logic synthesis tool"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/43.310903"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364503"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855933"},{"journal-title":"Logic Synthesis and Verification","year":"2000","author":"hachtel","key":"12"},{"volume":"1","journal-title":"Fault-Tolerant Computing Theory and Techniques","year":"1986","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"1","doi-asserted-by":"crossref","first-page":"2044","DOI":"10.1126\/science.293.5537.2044","article-title":"limits on silicon nanoelectronis for terascale integration","volume":"293","author":"meindl","year":"2001","journal-title":"Science"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271075"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/43.644041"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/43.229762"},{"journal-title":"Error Detection Circuits","year":"1993","author":"go?ssel","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/12.53596"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008344603814"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1998.741628"}],"event":{"name":"2008 Design, Automation and Test in Europe","start":{"date-parts":[[2008,3,10]]},"location":"Munich, Germany","end":{"date-parts":[[2008,3,14]]}},"container-title":["2008 Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx5\/4475437\/4484624\/04484789.pdf?arnumber=4484789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:55:49Z","timestamp":1497768949000},"score":1,"resource":{"primary":{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/4484789\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":15,"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/doi.org\/10.1109\/date.2008.4484789","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}