{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:32:56Z","timestamp":1729639976007,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.1995.521446","type":"proceedings-article","created":{"date-parts":[[2002,11,19]],"date-time":"2002-11-19T16:11:47Z","timestamp":1037722307000},"page":"41-44","source":"Crossref","is-referenced-by-count":2,"title":["Floorplanning with datapath optimization"],"prefix":"10.1109","volume":"1","author":[{"given":"A.","family":"Safir","sequence":"first","affiliation":[]},{"given":"B.","family":"Haroun","sequence":"additional","affiliation":[]},{"given":"K.","family":"Thulasiraman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1986.1586075"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.46801"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.408779"},{"key":"ref13","article-title":"Optimal and Heuristic Algorithms for Solving the Binding Problem","volume":"2","author":"ring","year":"1994","journal-title":"IEEE Trans VLSI Systems"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.521446"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1145\/157485.164895","article-title":"a layout estimation algorithm for rtl datapaths","author":"nourani","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/92.219906"},{"journal-title":"Automatic High Level Synthesis of Partitioned Buses","year":"1990","author":"ewering","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185184"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.215002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136660"},{"key":"ref2","first-page":"668","article-title":"3D Scheduling: High Level Synthesis with Floorplanning","author":"parker","year":"0","journal-title":"DAC-91"},{"key":"ref1","article-title":"Using Bottom-Up Design Techniques in the Synthesis of Digital Hardware from Abstract Behavioral Descriptions","author":"mcfarland","year":"1986","journal-title":"Proc 23rd Design Automation Conference"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185184"}],"event":{"name":"ISCAS'95 - International Symposium on Circuits and Systems","acronym":"ISCAS-95","location":"Seattle, WA, USA"},"container-title":["Proceedings of ISCAS'95 - International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx3\/3941\/11412\/00521446.pdf?arnumber=521446","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T11:06:25Z","timestamp":1497524785000},"score":1,"resource":{"primary":{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/521446\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/doi.org\/10.1109\/iscas.1995.521446","relation":{},"subject":[]}}