{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T17:58:17Z","timestamp":1772301497996,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2001.921991","type":"proceedings-article","created":{"date-parts":[[2002,11,13]],"date-time":"2002-11-13T10:01:54Z","timestamp":1037181714000},"page":"85-88","source":"Crossref","is-referenced-by-count":3,"title":["Low-power multiplexer decomposition by suppressing propagation of signal transitions"],"prefix":"10.1109","volume":"5","author":[{"family":"Kisun Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Taekyoon Ahn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sang-Yeol Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chang-Seung Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ki-Hyun Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224103"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225877"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2307-9"},{"key":"7","first-page":"380","article-title":"An improved synthesis algorithm for multiplexer-based PGAs","author":"murgai","year":"1992","journal-title":"Proceedings of Design Automation Conference"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263350"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240565"},{"key":"4","first-page":"9","article-title":"Experiences with simulation-based Schematic-level Power Estimation","author":"rajagopal","year":"1994","journal-title":"Proc Workshop on Low Power Design"},{"key":"8","year":"0","journal-title":"HEI Gate-level Power Calculator Developed by Design Technology"}],"event":{"name":"ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems","location":"Sydney, NSW, Australia","acronym":"ISCAS-01"},"container-title":["ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)"],"original-title":[],"link":[{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx5\/7344\/19937\/00921991.pdf?arnumber=921991","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T12:28:49Z","timestamp":1489148929000},"score":1,"resource":{"primary":{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/921991\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/doi.org\/10.1109\/iscas.2001.921991","relation":{},"subject":[]}}