{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T15:26:45Z","timestamp":1751556405573,"version":"3.28.0"},"reference-count":33,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2023,12,1]]},"DOI":"10.1587\/transinf.2023pap0011","type":"journal-article","created":{"date-parts":[[2023,11,30]],"date-time":"2023-11-30T22:36:32Z","timestamp":1701383792000},"page":"1960-1968","source":"Crossref","is-referenced-by-count":2,"title":["A Principal Factor of Performance in Decoupled Front-End"],"prefix":"10.1587","volume":"E106.D","author":[{"given":"Yuya","family":"DEGAWA","sequence":"first","affiliation":[{"name":"Graduate School of Information Science and Technology, The University of Tokyo"}]},{"given":"Toru","family":"KOIZUMI","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Technology, The University of Tokyo"}]},{"given":"Tomoki","family":"NAKAMURA","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Technology, The University of Tokyo"}]},{"given":"Ryota","family":"SHIOYA","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Technology, The University of Tokyo"}]},{"given":"Junichiro","family":"KADOMOTO","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Technology, The University of Tokyo"}]},{"given":"Hidetsugu","family":"IRIE","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Technology, The University of Tokyo"}]},{"given":"Shuichi","family":"SAKAI","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Technology, The University of Tokyo"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. Degawa, T. Koizumi, T. Nakamura, R. Shioya, J. Kadomoto, H. Irie, and S. Sakai, \u201cAccurate and fast performance modeling of processors with decoupled front-end,\u201d 2021 IEEE 39th Int. Conf. Comput. Des., Virtual Conference, pp.88-92, Oct. 2021. 10.1109\/iccd53106.2021.00025","DOI":"10.1109\/ICCD53106.2021.00025"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S. Kanev, J.P. Darago, K. Hazelwood, P. Ranganathan, T. Moseley, G.Y. Wei, and D. Brooks, \u201cProfiling a warehouse-scale computer,\u201d Proc. 42nd Annu. Int. Symp. Comput. Architecture, Portland, OR, USA, vol.43, no.3S, pp.158-169, June 2015. 10.1145\/2749469.2750392","DOI":"10.1145\/2872887.2750392"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] A. Kolli, A. Saidi, and T.F. Wenisch, \u201cRDIP: Return-address-stack directed instruction prefetching,\u201d Proc. 46th Annu. IEEE\/ACM Int. Symp. Microarchitecture, Davis, CA, USA, pp.260-271, Dec. 2013. 10.1145\/2540708.2540731","DOI":"10.1145\/2540708.2540731"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] S. Mirbagher Ajorpaz, E. Garza, S. Jindal, and D.A. Jim\u00e9nez,\u201cExploring predictive replacement policies for instruction cache and branch target buffer,\u201d 2018 ACM\/IEEE 45th Annu. Int. Symp. Comput. Architecture, Los Angeles, CA, USA, pp.519-532, June 2018. 10.1109\/isca.2018.00050","DOI":"10.1109\/ISCA.2018.00050"},{"key":"5","unstructured":"[5] T. Nakamura, T. Koizumi, Y. Degawa, H. Irie, S. Sakai, and R.Shioya, \u201cD-JOLT: Distant jolt prefetcher,\u201d The 1st Instruction Prefetching Championship, Virtual Workshop, May 2020."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] A. Ros and A. Jimborean, \u201cThe entangling instruction prefetcher,\u201d The 1st Instruction Prefetching Championship, Virtual Workshop, vol.19, no.2, pp.84-87, May 2020.","DOI":"10.1109\/LCA.2020.3002947"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] G. Reinman, B. Calder, and T. Austin, \u201cFetch directed instruction prefetching,\u201d Proc. 32nd Annu. IEEE\/ACM Int. Symp. Microarchitecture, Haifa, Israel, pp.16-27, Nov. 1999. 10.1109\/micro.1999.809439","DOI":"10.1109\/MICRO.1999.809439"},{"key":"8","unstructured":"[8] A. Seznec, \u201cThe FNL+MMA instruction cache prefetcher,\u201d The 1st Instruction Prefetching Championship, Virtual Workshop, May 2020."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] M. Ferdman, C. Kaynak, and B. Falsafi, \u201cProactive instruction fetch,\u201d Proc. 44th Annu. IEEE\/ACM Int. Symp. Microarchitecture, Porto Alegre, Brazil, pp.152-162, Dec. 2011. 10.1145\/2155620.2155638","DOI":"10.1145\/2155620.2155638"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] R. Kumar, C.-C. Huang, B. Grot, and V. Nagarajan, \u201cBoomerang: A metadata-free architecture for control flow delivery,\u201d 2017 IEEE 23rd Symp. High Perform. Comput. Architecture, Austin, TX, USA, pp.493-504, Feb. 2017. 10.1109\/hpca.2017.53","DOI":"10.1109\/HPCA.2017.53"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] R. Kumar, B. Grot, and V. Nagarajan, \u201cBlasting through the front-end bottleneck with shotgun,\u201d Proc. 23rd Int. Conf. Architectural Support Program. Lang. Operating Syst., Williamsburg VA USA, pp.30-42, March 2018. 10.1145\/3173162.3173178","DOI":"10.1145\/3173162.3173178"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] A. Ansari, P. Lotfi-Kamran, and H. Sarbazi-Azad, \u201cDivide and conquer frontend bottleneck,\u201d 2020 ACM\/IEEE 47th Annu. Int. Symp. Comput. Architecture, Virtual Conference, pp.65-78, May-June 2020. 10.1109\/isca45697.2020.00017","DOI":"10.1109\/ISCA45697.2020.00017"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] A. Perais, R. Sheikh, L. Yen, M. McIlvaine, and R.D. Clancy, \u201cElastic instruction fetching,\u201d 25th IEEE Int. Symp. High Perform. Comput. Architecture, Washington, DC, USA, pp.478-490, Feb. 2019. 10.1109\/hpca.2019.00059","DOI":"10.1109\/HPCA.2019.00059"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] J. Rupley, B. Burgess, B. Grayson, and G.D. Zuraski, \u201cSamsung M3 processor,\u201d IEEE Micro, vol.39, no.2, pp.37-44, 2019. 10.1109\/mm.2019.2897556","DOI":"10.1109\/MM.2019.2897556"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] A. Pellegrini, N. Stephens, M. Bruce, Y. Ishii, J. Pusdesris, A. Raja, C. Abernathy, J. Koppanalil, T. Ringe, A. Tummala, J. Jalal, M. Werkheiser, and A. Kona, \u201cThe Arm neoverse N1 platform: Building blocks for the next-gen cloud-to-edge infrastructure SoC,\u201d IEEE Micro, vol.40, no.2, pp.53-62, 2020. 10.1109\/mm.2020.2972222","DOI":"10.1109\/MM.2020.2972222"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] J. Kim, S.H. Pugsley, P.V. Gratz, A.L.N. Reddy, C. Wilkerson, and Z. Chishti, \u201cPath confidence based lookahead prefetching,\u201d 2016 49th Annu. IEEE\/ACM Int. Symp. Microarchitecture, Taipei,Taiwan, pp.743-754, Oct. 2016. 10.1109\/micro.2016.7783763","DOI":"10.1109\/MICRO.2016.7783763"},{"key":"17","unstructured":"[17] \u201cChampsim.\u201d https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/github.com\/ChampSim\/ChampSim."},{"key":"18","unstructured":"[18] D. Kanter, \u201cIntel's Sunny Cove sits on an icy lake,\u201d Microprocessor Rep., 2019."},{"key":"19","unstructured":"[19] \u201cThe 1st instruction prefetching championship.\u201d https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/research.ece.ncsu.edu\/ipc\/."},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] B. Sinharoy, R. Kalla, W.J. Starke, H.Q. Le, R. Cargnoni, J.A. Van Norstrand, B.J. Ronchetti, J. Stuecheli, J. Leenstra, G.L. Guthrie, D.Q. Nguyen, B. Blaner, C.F. Marino, E. Retter, and P. Williams, \u201cIBM POWER7 multicore server processor,\u201d IBM J. Res. Develop., vol.55, no.3, pp.1:1-1:29, 2011. 10.1147\/jrd.2011.2127330","DOI":"10.1147\/JRD.2011.2127330"},{"key":"21","unstructured":"[21] Standard Performance Evaluation Corporation, \u201cSPECweb99.\u201d https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/www.spec.org\/web99\/."},{"key":"22","unstructured":"[22] Transaction Processing Performance Counci, \u201cTPC benchmarks overview.\u201d https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/www.tpc.org\/information\/benchmarks5.asp."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] M. Ferdman, A. Adileh, O. Kocberber, S. Volos, M. Alisafaee, D. Jevdjic, C. Kaynak, A.D. Popescu, A. Ailamaki, and B. Falsafi, \u201cClearing the clouds: A study of emerging scale-out workloads on modern hardware,\u201d Proc. 17th Int. Conf. Architectural Support Program. Lang. Operating Syst., London, England, UK, vol.47, no.4, pp.37-48, March 2012. 10.1145\/2150976.2150982","DOI":"10.1145\/2248487.2150982"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] G. Reinman, T. Anstin, and B. Calder, \u201cA scalable front-end architecture for fast instruction delivery,\u201d Proc. 26th Int. Symp. Comput. Architecture, Atlanta, GA, USA, vol.27, no.2, pp.234-245, May 1999. 10.1109\/isca.1999.765954","DOI":"10.1145\/307338.300999"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] R. Matsuo, R. Shioya, and H. Ando, \u201cImproving the instruction fetch throughput with dynamically configuring the fetch pipeline,\u201d IEEE Comput. Archit. Lett., vol.18, no.2, pp.170-173, 2019. 10.1109\/lca.2019.2952592","DOI":"10.1109\/LCA.2019.2952592"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] Y. Ishii, J. Lee, K. Nathella, and D. Sunwoo, \u201cRebasing instruction prefetching: An industry perspective,\u201d IEEE Comput. Archit. Lett., vol.19, no.2, pp.147-150, 2020. 10.1109\/lca.2020.3035068","DOI":"10.1109\/LCA.2020.3035068"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] M.K. Qureshi, D.N. Lynch, O. Mutlu, and Y.N. Patt, \u201cA case for MLP-aware cache replacement,\u201d Proc. 33rd Annu. Int. Symp. Comput. Architecture, Boston, MA, USA, pp.167-178, June 2006. 10.1109\/isca.2006.5","DOI":"10.1145\/1150019.1136501"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] S. Van den Steen, S. Eyerman, S. De Pestel, M. Mechri, T.E.Carlson, D. Black-Schaffer, E. Hagersten, and L. Eeckhout, \u201cAnalytical processor performance and power modeling using micro-architecture independent characteristics,\u201d IEEE Trans. Comput., vol.65, no.12, pp.3537-3551, 2016. 10.1109\/tc.2016.2547387","DOI":"10.1109\/TC.2016.2547387"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] K. Ji, M. Ling, Q. Wang, L. Shi, and J. Pan, \u201cAFEC: An analytical framework for evaluating cache performance in out-of-order processors,\u201d Proc. 2017 Des. Automat. Test Europe (DATE), Lausanne, Switzerland, pp.55-60, March 2017. 10.23919\/date.2017.7926958","DOI":"10.23919\/DATE.2017.7926958"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] Q. Wang, K. Ji, M. Ling, and L. Shi, \u201cA mechanistic model of memory level parallelism fed with cache miss rates,\u201d 2017 IEEE Pacific Rim Conf. Commun. Comput. Signal Process. (PACRIM), Victoria, BC, Canada, pp.223-228, Aug. 2017. 10.1109\/pacrim.2017.8121918","DOI":"10.1109\/PACRIM.2017.8121918"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] S. Van den Steen and L. Eeckhout, \u201cModeling superscalar processor memory-level parallelism,\u201d IEEE Comput. Archit. Lett., vol.17, no.1, pp.9-12, 2018. 10.1109\/lca.2017.2701370","DOI":"10.1109\/LCA.2017.2701370"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] W. Fu, M. Ling, and H. Zhang, \u201cAn experimental approach of modeling the memory level parallelism,\u201d 2018 IEEE 3rd Int. Conf. Integr. Circuits Microsyst., Shanghai, China, pp.380-386, Nov. 2018. 10.1109\/icam.2018.8596462","DOI":"10.1109\/ICAM.2018.8596462"},{"key":"33","unstructured":"[33] Y. Yan and M. Ling, \u201cAccelerating the analytical modeling of memory level parallelism by the probability analysis,\u201d 2019 IEEE Pacific Rim Conf. Commun. Comput. Signal Process. (PACRIM), Victoria, BC, Canada, pp.34-49, Aug. 2019. 10.1109\/pacrim47961.2019.8985073"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/www.jstage.jst.go.jp\/article\/transinf\/E106.D\/12\/E106.D_2023PAP0011\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,4]],"date-time":"2024-11-04T15:21:25Z","timestamp":1730733685000},"score":1,"resource":{"primary":{"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/www.jstage.jst.go.jp\/article\/transinf\/E106.D\/12\/E106.D_2023PAP0011\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,1]]},"references-count":33,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/summer-heart-0930.chufeiyun1688.workers.dev:443\/https\/doi.org\/10.1587\/transinf.2023pap0011","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2023,12,1]]},"article-number":"2023PAP0011"}}