{"id":"https://openalex.org/W2148243454","doi":"https://doi.org/10.1109/ipdps.2011.135","title":"A Heterogeneous Multicore System on Chip with Run-Time Reconfigurable Virtual FPGA Architecture","display_name":"A Heterogeneous Multicore System on Chip with Run-Time Reconfigurable Virtual FPGA Architecture","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2148243454","doi":"https://doi.org/10.1109/ipdps.2011.135","mag":"2148243454"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2011.135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2011.135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://doi.org/10.1109/IPDPS.2011.135","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108437484","display_name":"Michael H\u00fcbner","orcid":"https://orcid.org/0000-0003-3785-7959"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"M. Hubner","raw_affiliation_strings":["Karlsruhe Institute of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032822792","display_name":"Peter Figuli","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"P. Figuli","raw_affiliation_strings":["Karlsruhe Institute of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091354881","display_name":"Romuald Girardey","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Girardey","raw_affiliation_strings":["Karlsruhe Institute of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D. Soudris","raw_affiliation_strings":["School of Electrical and Computer Engineering, National and Technical University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, National and Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072486756","display_name":"Kostas Siozios","orcid":"https://orcid.org/0000-0002-0285-2202"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"K. Siozios","raw_affiliation_strings":["School of Electrical and Computer Engineering, National and Technical University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, National and Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024739574","display_name":"J\u00fcrgen Becker","orcid":"https://orcid.org/0000-0002-5082-5487"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. Becker","raw_affiliation_strings":["Karlsruhe Institute of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology, Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5108437484"],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":4.6609,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":{"value":0.9541829,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"143","last_page":"149"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8691692352294922},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7582268118858337},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.7445645928382874},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.706097424030304},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.6447879672050476},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.6417995691299438},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43548837304115295},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.43281638622283936},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3907198905944824},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.14007964730262756},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08273592591285706}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8691692352294922},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7582268118858337},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.7445645928382874},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.706097424030304},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.6447879672050476},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.6417995691299438},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43548837304115295},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.43281638622283936},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3907198905944824},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.14007964730262756},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08273592591285706}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2011.135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2011.135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum","raw_type":"proceedings-article"},{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/33025","is_oa":true,"landing_page_url":"http://doi.org/10.1109/IPDPS.2011.135","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/33025","is_oa":true,"landing_page_url":"http://doi.org/10.1109/IPDPS.2011.135","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.6499999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1480258395","https://openalex.org/W1497161204","https://openalex.org/W1716676420","https://openalex.org/W1757537413","https://openalex.org/W2013741593","https://openalex.org/W2105011467","https://openalex.org/W2130193491","https://openalex.org/W2130472321","https://openalex.org/W2140094024","https://openalex.org/W2149052212","https://openalex.org/W2188342053","https://openalex.org/W4206262605","https://openalex.org/W4242251885","https://openalex.org/W6629768150"],"related_works":["https://openalex.org/W2159103767","https://openalex.org/W2038220260","https://openalex.org/W2113648965","https://openalex.org/W4200391368","https://openalex.org/W2155484023","https://openalex.org/W2388221044","https://openalex.org/W2619213283","https://openalex.org/W2984236338","https://openalex.org/W3117064361","https://openalex.org/W2057745131"],"abstract_inverted_index":{"System":[0],"design,":[1],"especially":[2],"for":[3,157,195],"low":[4],"power":[5,54],"embedded":[6],"applications":[7],"often":[8],"profit":[9],"from":[10],"a":[11,49,66,71,74,82,102],"heterogeneous":[12,67,197],"target":[13],"hardware":[14,35,100,128,177,188],"platform.":[15],"The":[16,41,86,109],"application":[17,46],"can":[18],"be":[19],"partitioned":[20],"into":[21],"modules":[22],"with":[23,52,111,161],"specific":[24],"requirements":[25],"e.g.":[26],"parallelism":[27],"or":[28],"performance":[29],"in":[30],"relation":[31],"to":[32,125],"the":[33,38,57,61,93,105,116,119,126,134,145,152,164,168,174,187,192,196],"provided":[34],"blocks":[36,178],"on":[37,56,60,179,199],"multicore":[39],"hardware.":[40,62],"result":[42],"is":[43,91,95,114,151,156],"an":[44],"optimized":[45],"mapping":[47],"and":[48,73,129,190],"parallel":[50],"processing":[51],"lower":[53],"consumption":[55],"different":[58],"cores":[59],"This":[63,184],"paper":[64,185],"presents":[65,186],"platform":[68,189],"consisting":[69],"of":[70,88,118,144,170,176],"microprocessor":[72],"field":[75],"programmable":[76],"gate":[77],"array":[78],"(FPGA)":[79],"connected":[80],"via":[81],"standard":[83],"AMBA":[84],"bus.":[85],"novelty":[87],"this":[89,112],"approach":[90,113],"that":[92,115],"FPGA":[94,107,121,138,148,171,182],"realized":[96],"as":[97],"virtual":[98,120,147],"reconfigurable":[99],"upon":[101],"traditional":[103],"off":[104,163],"shelf":[106,165],"device.":[108],"advantage":[110],"specification":[117],"stays":[122],"unchanged,":[123],"independent":[124],"underlying":[127],"provides":[130],"therefore":[131],"features,":[132],"which":[133,155],"exploited":[135],"physical":[136,181],"host":[137],"cannot":[139],"provide.":[140],"A":[141],"special":[142],"feature":[143],"presented":[146],"amongst":[149],"others":[150],"dynamic":[153],"reconfigurability":[154],"example":[158],"not":[159],"available":[160],"all":[162],"FPGAs.":[166],"Furthermore":[167],"concept":[169],"virtualization":[172],"enables":[173],"re-use":[175],"other":[180],"devices.":[183],"describes":[191],"tool":[193],"chain":[194],"system":[198],"chip.":[200]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":4}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}