"QEGCN: An FPGA-based accelerator for quantized GCNs with edge-level ..."

Wei Yuan et al. (2022)

> Home

Details and statistics

DOI: 10.1016/J.SYSARC.2022.102596

access: closed

type: Journal Article

metadata version: 2025-09-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/YuanTWJ22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/YuanTWJ22
Wei Yuan, Teng Tian, Qizhe Wu, Xi Jin:
QEGCN: An FPGA-based accelerator for quantized GCNs with edge-level parallelism. J. Syst. Archit. 129: 102596 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.