Skip to content
View dgk's full-sized avatar
  • Georgia, Kobuleti
  • 00:01 (UTC +04:00)

Organizations

@django-social @b2bpolis

Block or report dgk

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
7 stars written in Verilog
Clear filter

Must-have verilog systemverilog modules

Verilog 1,663 380 Updated Nov 7, 2024

Recipe for FPGA cooking

Verilog 289 64 Updated Sep 29, 2024

Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.

Verilog 122 16 Updated Jun 24, 2021

Basic UART TX/RX module for FPGA

Verilog 29 7 Updated Oct 18, 2018

Verilog based simulation modell for 7 Series PLL

Verilog 12 2 Updated May 4, 2020

XC6 Bus Pirate (FPGA based multi-tool)

Verilog 9 1 Updated Jun 30, 2020

Verilog HDL implementation of the GOST R34.12-2015 — a fresh Russian government standard symmetric key block cipher.

Verilog 9 2 Updated Feb 14, 2017