#
typing...
- Beijing, China
-
04:30
(UTC +08:00) - https://sighingnow.github.io
Highlights
- All languages
- Agda
- Assembly
- C
- C#
- C++
- CMake
- CSS
- Clojure
- Coq
- Cuda
- Earthly
- Erlang
- Frege
- Go
- HTML
- Haskell
- Haxe
- Idris
- Isabelle
- Java
- JavaScript
- Julia
- Jupyter Notebook
- LLVM
- Lean
- Lua
- MATLAB
- Makefile
- OCaml
- Objective-C
- Perl
- Python
- R
- Racket
- Ruby
- Rust
- SCSS
- Sass
- Scala
- Scheme
- Shell
- SystemVerilog
- TeX
- TypeScript
- Vue
Starred repositories
1
star
written in SystemVerilog
Clear filter
An exploration of log domain "alternative floating point" for hardware ML/AI accelerators.