Skip to content
View vaksick's full-sized avatar
🦁
🦁

Block or report vaksick

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
7 stars written in Verilog
Clear filter

Материалы для курсов "Введение в проектирование на языке Verilog" (2024+), "Введение в FPGA и Verilog" (2018-2019)

Verilog 93 28 Updated Nov 4, 2024

Basic USB-CDC device core (Verilog)

Verilog 75 15 Updated May 15, 2021

My solutions to Alteras example labs

Verilog 57 40 Updated Jun 27, 2019

Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)

Verilog 54 42 Updated Sep 15, 2023

ChipEXPO 2020 Digital Design School Labs

Verilog 36 19 Updated Nov 11, 2022

River Raid game on FPGA

Verilog 22 3 Updated Oct 30, 2016

FPGA SystemVerilog Paint Program

Verilog 1 Updated Dec 10, 2015