DEPARTMENT OF ECE ACE ENGINEERING COLLEGE
EXPERIMENT-11
Universal n-bit (4-bit) Shift register
Aim : To implement and verify the functionality of universal 4-bit shift register.
Apparatus : IC74LS194, CDS board, Connecting wires and Patch cords.
Theory :
A register that can store the data and/shifts the data towards the right and left along
with the parallel load capability is known as a universal shift register. It can be used to
perform input/output operations in both serial and parallel modes. Universal shift registers are
capable of performing 3 operations as listed below.
Parallel load operation : stores the data in parallel.
Shift left operation : stores the data and transfers it by shifting towards left in the serial path.
Shift right operation : stores the data and transfers it by shifting towards right in the serial path.
The IC 74LS194 is a Universal bi-directional shift register and has following capabilities:
A shift-right control to enable the shift-right operation and the serial input and output
lines associated with the shift-right.
A shift-left control to enable the shift-left operation and the serial input and output
lines associated with the shift-left.
A parallel-load control to enable a parallel transfer and the 4 input lines associated
with the parallel transfer.
4 parallel output lines.
A CLEAR control to clear the contents of register to 0.
A CLOCK input for clock pulses ( ) to synchronize all operations.
A control state (Controlled by the selection inputs S 1 and S0) that leaves the
information in the register unchanged even though clock pulses are continuously
applied.
The functional table of 4-bit Universal shift registers:
Mode Control Output
Operation
S1 S0 Q3 Q2 Q1 Q0
0 0 Hold / No Change Q3 Q2 Q1 Q0
Serial
0 1 Shift Right Q3 Q2 Q1
Input
Serial
1 0 Shift Left Q3 Q2 Q1
Input
1 1 Parallel Load P3 P2 P1 P0
DEPARTMENT OF ECE ACE ENGINEERING COLLEGE
Pin Configuration of IC 74LS194:
A) Parallel Load Operation :
Circuit Diagram :
DEPARTMENT OF ECE ACE ENGINEERING COLLEGE
Truth Table :
Inputs
Outputs
Mode Parallel
Clear CLK
S1 S0 P3 P2 P1 P0 Q3 Q2 Q1 Q0
0 X X X X X X X 0 0 0 0
1 1 1 1 1 1 1 1 1 1 1
1 1 1 1 0 1 0 1 0 1 0
1 1 1 1 1 1 0 1 1 1 0
Procedure :
1. Place the required ICs on CDS Bread board.
2. Connect the circuit diagram for parallel load operation as shown above .
3. Connect Vcc and Ground to all the ICs..
4. Apply logic ‘0’ to CLEAR pin (pin 1, Active low) to RESET the registers (clears the
previous output).
5. Set the mode control inputs to S1=1 and S0=1.
6. Apply the parallel input data and also apply the CLOCK ( ) pulse to pin 11 as shown
in the above truth table.
7. Verify the corresponding output.
B) Serial Right Shift Operation:
Circuit Diagram:
SRSI – Shift right serial input
DEPARTMENT OF ECE ACE ENGINEERING COLLEGE
Truth Table:
Inputs
Outputs
Mode Serial input
Clear CLK
S1 S0 SRSI SLSI Q3 Q2 Q1 Q0
0 X X X X X 0 0 0 0
1 0 1 1 X 1 0 0 0
1 0 1 0 X 0 1 0 0
1 0 1 1 X 1 0 1 0
1 0 1 0 X 0 1 0 1
SRSI – Shift right serial input
SLSI – Shift Left serial input
Procedure :
1. Place the required ICs on CDS Bread board.
2. Connect the circuit diagram for Serial Right Shift Operation as shown above .
3. Connect Vcc and Ground to all the ICs..
4. Apply logic ‘0’ to CLEAR pin (pin 1, Active low) to RESET the registers (clears the
previous output).
5. Set the mode control inputs to S1=0 and S0=1.
6. Apply the input to SRSI (Shift right serial input) and also apply the CLOCK ( ) pulse
to pin 11 as shown in the above truth table.
7. Verify the corresponding output.
C) Serial Left Shift Operation:
Circuit Diagram:
SLSI – Shift left serial input
DEPARTMENT OF ECE ACE ENGINEERING COLLEGE
Truth Table:
Inputs
Outputs
Mode Serial input
Clear CLK
S1 S0 SRSI SLSI Q3 Q2 Q1 Q0
0 X X X X X 0 0 0 0
1 1 0 X 1 0 0 0 1
1 1 0 X 0 0 0 1 0
1 1 0 X 1 0 1 0 1
1 1 0 X 0 1 0 1 0
SRSI – Shift right serial input
SLSI – Shift Left serial input
Procedure :
1. Place the required ICs on CDS Bread board.
2. Connect the circuit diagram for Serial Left Shift Operation as shown above .
3. Connect Vcc and Ground to all the ICs..
4. Apply logic ‘0’ to CLEAR pin (pin 1, Active low) to RESET the registers (clears the
previous output).
5. Set the mode control inputs to S1=1 and S0=0.
6. Apply the input to SLSI (Shift left serial input) and also apply the CLOCK ( ) pulse
to pin 11 as shown in the above truth table.
7. Verify the corresponding output.
Result : Functionality of universal 4-bit shift register is verified.
