Scribd
Upload
48 views5 pages

Verilog Assignment 1

The document outlines a series of assignments related to Verilog programming for VLSI training, focusing on various digital design components such as Full Adders, Multiplexers, Demultiplexers, Decoders, and Comparators. Each assignment specifies different modeling techniques including structural, data flow, and behavioral modeling. The tasks aim to enhance practical skills in designing and coding digital circuits using Verilog.

Uploaded by

kavyaashree423
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
48 views5 pages

Verilog Assignment 1

The document outlines a series of assignments related to Verilog programming for VLSI training, focusing on various digital design components such as Full Adders, Multiplexers, Demultiplexers, Decoders, and Comparators. Each assignment specifies different modeling techniques including structural, data flow, and behavioral modeling. The tasks aim to enhance practical skills in designing and coding digital circuits using Verilog.

Uploaded by

kavyaashree423
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

Excellence in World class

VLSI Training & Placements

ASIC DESIGN & VERIFICATION


VERILOG ASSIGNMENT 1

+91- 9182280927
1. Design a Full Adder using structural modeling
2. How would you implement the sum and carry in a Full Adder using data
flow modeling?
3. Implement the Full Adder using behavioral modeling in Verilog.
4. Design a 4-bit Ripple Carry Adder using structural modeling in Verilog.
5. Write the Verilog code to describe a 4-bit Ripple Carry Adder using data
flow modeling.
6. Write the Verilog code to describe a 4-bit Ripple Carry Adder using
behavioral modeling.
7. Design a 4:1 Multiplexer using structural modeling in Verilog.
8. Write the Verilog code for a 4:1 MUX using data flow modeling.
9. Write the Verilog code for a 4:1 MUX using behavioral modeling.
10. Design a 1:4 Demultiplexer using structural modeling in Verilog.
11. Write the Verilog code for a 1:4 DEMUX using data flow modeling.
12. Write the Verilog code for a 1:4 DEMUX using behavioral modeling.
13. How would you implement a 2:4 Decoder using structural modeling in
Verilog?
14. Write the Verilog code for a 2:4 Decoder using data flow modeling.
15. Write the Verilog code for a 2:4 Decoder using behavioral modeling.
16. How would you implement a Priority Encoder using structural modeling in
Verilog?
17. Write the Verilog code for a Priority Encoder (8:3) using data flow
modeling.
18. Write the Verilog code for a Priority Encoder (8:3) using behavioral
modeling.
19. How would you implement a Binary to Gray Code Converter using
structural modeling in Verilog?
20. Write the Verilog code for a Binary to Gray Code Converter using data
flow modeling.
21. Write the Verilog code for a Binary to Gray Code Converter using
behavioral modeling.
22. Design a Gray Code to Binary Converter using structural modeling in
Verilog.
23. Write the Verilog code for a Gray Code to Binary Code Converter using
data flow modeling.
24. Write the Verilog code for a Gray Code to Binary Code Converter using
behavioral modeling.
25. Design a 2-bit Comparator using structural modeling in Verilog.
26. Write the Verilog code for a 2-bit Comparator using data flow modeling.
27. Write the Verilog code for a 2-bit Comparator using behavioral
modeling.
28. Design a 3-to-8 Decoder using two 2-to-4 Decoders in Verilog.
29. Write the Verilog code for a 3-to-8 Decoder using behavioral modeling.
30. Write the Verilog code for a 3-to-8 Decoder using data flow modeling.

You might also like