0% found this document useful (0 votes)
140 views4 pages

LDIC Model Papers

This document is an examination question paper for the B.Tech. II Year II Semester in Linear & Digital IC Applications at Sridevi Women's Engineering College. It consists of two parts: Part A, which includes 10 compulsory questions, and Part B, where students must answer one question from each unit, covering topics such as operational amplifiers, filters, ADCs, and integrated circuits. The total marks for the examination are 60, with a duration of 3 hours.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
140 views4 pages

LDIC Model Papers

This document is an examination question paper for the B.Tech. II Year II Semester in Linear & Digital IC Applications at Sridevi Women's Engineering College. It consists of two parts: Part A, which includes 10 compulsory questions, and Part B, where students must answer one question from each unit, covering topics such as operational amplifiers, filters, ADCs, and integrated circuits. The total marks for the examination are 60, with a duration of 3 hours.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

SD-R22

Code No:
S R ID E V I W O M E N ’ S E N G IN E E R IN G C O L L E GE
(UGC - AUTONOMOUS)
B.Tech. II Year II Semester Regular Examinations, JUNE/JULY 2025
LINEAR & DIGITAL IC APPLICATIONS
(Electronics and Communication Engineering)

Time: 3 Hours Max. Marks: 60


Note: (i) This Question Paper consists of Part A and Part B.
(ii) Part A is compulsory, which carries 10 marks. Answer all questions of Part A at one place
only.
(iii) In Part-B, Answer any ONE question from each unit. Each question carries 10 marks and may
have a, b as sub questions.
PART – A (10x1 = 10 Marks)
Question Marks Bloom’s
Q.No. Level
1 a) Explain how comparator is used as level detector 1 M L1
1 b) What is Op-Amp Characteristic 1 M L1
1 c) Define capture range and Lock range in PLL. 1 M L1
1 d) The resonant frequency f0 of a band pass filter is 1 kHz and its bandwidth is 1 M L4
3 kHz. Find the value of Q.
1 e) What are the characteristics of all pass filters? 1M L1
1 f) Which is the fastest ADC and why it is so? 1M L1
1 g) What are the properties of dual input unbalanced output differential 1M L1
amplifier?
1 h) Design the pin diagram of IC555 Timer 1M L6
1 i) Define entropy in the context of information theory. 1M L1
1 j) Discuss the concept of average noise figure. 1M L6

PART – B (5x10 = 50 Marks)


Blooms
S.No Question Marks
Level
UNIT-I
2 a) With a neat diagram, explain the equivalent circuit of an operational 5M L3
amplifier along with its features
Explain in detail all the DC and AC characteristics of an ideal OP-AMP 5M L6
with relevant expressions.
OR
3 a) Explain in detail all the DC and AC characteristics of an ideal OP-AMP 5M L2
with relevant expressions.

b) Explain the modes of Inverting and Non-Inverting Amplifier with near 5M L2


circuit diagrams

UNIT-II
4 a) Explain internal block diagram and operation of 555 timer 5M L2
b) ) Discuss in detail about band pass filter with neat sketch. 5M L6
OR
5 a) Explain the operation of the second order low pass Butterworth filter. 5M L2
b) Find expression for the duty cycle of Astable multivibrator using IC 555 5M L1
with a neat circuit and waveforms.
UNIT-III
6 a) Define important performance specifications of Digital to Analog 5M L5
converters and list their typical values. Define important performance
specifications of Digital to Analog converters and list their typical values.
b) Design the circuit of successive approximation A/D converter and 5M L6
explain its operation with an example.
OR
7 a) Explain the working of R-2R Ladder type D/A converter. 5M L2
b) With a neat diagram, explain the operation of Parallel comparator type 5M L2
ADC.
UNIT-IV
8 a) Explain about Classification of Integrated Circuits. 5M L2
b) Explain the Specifications and Applications of TTL-74XX & CMOS 5M L2
40XX Series ICs.
OR
9 a) Design the circuit and explain the operation of 4- Bit Parallel Adder / 5M L6
Subtractor
b) Explain the operation of binary adder-subtractor.. 5M L2
UNIT-V
10 a) Explain Familiarity with commonly available 74XX & CMOS 40XX 5M L2
Series ICs.
b) Explain the Synchronous Counter, Decade Counter and Shift Register. 5M L2
OR
11 a) what are the Types of ROMS & Applications? 5M L2
b) Design RAM Architecture. what are the difference between Static & 5M L6
Dynamic RAM?

END OF THE QUESTION PAPER


Code No: SD-R22

S R ID E V I W O M E N ’ S E N G IN E E R IN G C O L L E GE
(UGC - AUTONOMOUS)
B.Tech. II Year II Semester Regular Examinations, JUNE/JULY 2025
LINEAR AND DIGITAL IC APPLICATIONS
(ECE)
Time: 3 Hours Max. Marks: 60
Note: (i) This Question Paper consists of Part A and Part B.
(ii) Part A is compulsory, which carries 10 marks. Answer all questions of Part A at one place only.
(iii) In Part-B, Answer any ONE question from each unit. Each question carries 10 marks and may have
a, b as sub questions.
PART – A (10x1 = 10 Marks)
Q.No. Question Marks Bloom’s
Level
1 a) Mention the characteristics of an ideal opamp 1M L1
1 b) Define pass band and stop band of a filter 1M L1
1 c) Mention the features of 723 Regulator. 1M L2
1 d) What are the aplications of IC 555 1M L1
1 e) Which type of ADC is the faster?why? 1M L1
1 f) What are the drawbacks of weighted resistor DAC? 1M L1
1 g) What is the priority encoder 1M L1
1 h) List the applications of decoder? 1M L1
1 i) What is a shift register? 1M L1
1 j) Write the truth table for J-K flip-flop 1M L1
PART – B (5x10 = 50 Marks)
Blooms
S.No Question Marks
Level
UNIT-I
2 (a) Explain the working of inverting amplifier and derive the gain for 5M L2
inverting op amp
b) List and explain the DC characteristics of an operational amplifier. 5M L2
OR
3 a) Explain Inverting and Non inverting comparator. 5M L2
b) Define Schmitt trigger and explain about working of Schmitt trigger 5M L2
using opamp in detail?
UNIT-II
4 a) Design a Low pass filter at a cutoff frequency of 1kHZ with a pass band 5M L6
gain of 2.
b) Draw the circuit diagram of first order high pass filter and its frequency. 5M L5
Derive the expression for output voltage.
OR
5 a)Draw & explain the circuit diagram of Astable multivibratator using 5M L5
IC555
b) If RA = 6.8 KΩ, RB = 3.3 KΩ, C = 0.1µF in 555 A stable Multivibrator. 5M L3
Calculate i) T -high ii) T-low iii) Free running frequency iv) Duty Cycle
UNIT-III
6 a). Explain the working of R-2R ladder DAC. 5M L2
b) Draw and explain the circuit diagram of successive approximation ADC 5M L5
OR
7 a) Describe the operation of the dual slope ADC. 5M L1
b) Discuss the specifications of DAC’ 5M L2
UNIT-IV
8 a) Design the Binary to Gray code converter and explain its procedure in 5M L1
detail

b) ) Explain 4-bit magnitude comparator using 74HC85 5M L2


OR
9 a) What are decoders? Draw the pin diagram of and logic diagram of 4X16 5M L2
Decoder (74HC154).
b) Design 16×1 multiplexer using 4×1 multiplexer 5M L4

UNIT-V
10 a) Design an 8 bit serial in and parallel out shift register. Explain the 5M L2
operation of above register with the help of timing waveforms.
b) Explain the SR and D flip-flops. 5M L2

11 a) Design a decode counter using Jk-Flip-Flops. 5M L2


b) With the help of timing diagram explain read and write operation of 5M L3
SRAM.

You might also like