Scribd
Upload
55 views1 page

Internship On VLSI Design ECE

The Department of ECE at BIT Sindri is organizing an internship on VLSI Design aimed at providing hands-on experience in integrated circuit design. Interns will learn to use VLSI design tools, design and simulate circuits, and optimize them for performance. The internship runs for five days a week starting June 1, 2025, with a course fee of Rs. 1000 and accommodation available for boys on a payment basis.

Uploaded by

srirambalasankar2004
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
55 views1 page

Internship On VLSI Design ECE

The Department of ECE at BIT Sindri is organizing an internship on VLSI Design aimed at providing hands-on experience in integrated circuit design. Interns will learn to use VLSI design tools, design and simulate circuits, and optimize them for performance. The internship runs for five days a week starting June 1, 2025, with a course fee of Rs. 1000 and accommodation available for boys on a payment basis.

Uploaded by

srirambalasankar2004
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

Internship on VLSI Design

‘Unveiling a Path to Hands-On Experience in Integrated Circuit Design’

Department of ECE, BIT Sindri, envisions a dream to foster curiosity, creativity and imagination in young minds and to create a
pool of VLSI professionals to meet the huge industrial demand by organizing “Internship on VLSI Design”.
Key Takeaways from VLSI Design Internship:
 Interns will gain hands-on experience and proficiency in utilizing various VLSI design tools for chip design and verification.
 Interns will acquire practical skills in designing and simulating circuits, enabling them to create efficient and reliable electronic systems.
 Interns will learn how to identify and rectify issues in circuits, as well as optimize them for better performance and functionality.
 Schedule: 05 days a week starting from 01st June 2025.  Hostel accommodation and fooding
 Course fee: Rs. 1000/- payable to ‘student fund’ A/C No. 10635508860 IFSC: SBIN0011812.
available for boys on payment basis.
Coordinator cum Convener:
Patron :
resource person: Dr. Amar Prakash Prof. Pankaj Rai,
Professor in charge of Sinha, Associate Director,
VLSI Design lab, Professor & Head, BIT Sindri
Assistant Professor, Dept. of ECE, BIT
Department of ECE, Sindri
BIT Sindri

Contact: [Link]@[Link], To register scan QR code/go to


9807754898 (Whatsapp). the link given below:
[Link]
Advisory Committee: Prof. V. N. Mishra, Professor, Dept. of Electronics Technical Committee: Prof. M. G.
Engineering, IIT (BHU), Prof. V. Kumar, Professor (Retd.) Dept of Electronics
Tiary, Dr. Imteyaz Ahmad, Dr. Arvind
Engineering, IIT (ISM), Prof. Rajeev Kumar Ranjan, Associate Professor ,
IIT (ISM), Prof. Sunny Sharma, Assistant Professor, IIIT Allahabad, Prof. Kumar, Dr. Prashant Kumar Singh,
Shivam Verma , Assistant Professor, IIT (BHU), Prof. Kunal Singh, Assistant Prof. Gunjan Gandhi, Prof. J. S.
Professor, ECE, NIT Jamshedpur. Verma, Prof. S Kumari

You might also like