ECE1001 about:srcdoc
Exam Date & Time: 26-Sep-2025 (09:30 AM - 11:00 AM)
MANIPAL UNIVERSITY JAIPUR
Odd Semester Mid Term Examination, September- 2025
FOSTA, School of Computer Science Engineering
[Link] in Computer science Engineering
DIGITAL SYSTEM [ECE1001]
Answer Key
Marks: 30 Duration: 90 mins.
Part A
Answer all the questions.
1) The output of
(2)
1) A 2) B 3) A+B 4) None
2) The don't care condition in K Map is presented as
(2)
(2)
1) 0 2) 1 3) X 4) None
3) In 8*1 Multiplexer, the selection and input lines are
1) 2 , 3 2) 3 , 8 3) 2 , 4 4) none
B
Answer all the questions.
4) Minimize the following Boolean expression and implement the minimized
expression using only NOR gates. (4)
End
1 of 1 26-09-2025, 11:30
ECE1001 about:srcdoc
Exam Date & Time: 26-Sep-2025 (09:30 AM - 11:00 AM)
5) Minimiize the expression F(A,B,C,D)=∑m(0,2,5,7,8,10,13,15), using K Map.
(4)
6) Explain the 3-to-8 line decoder. Construct its truth table and realized the circuit using
basic logic gates.
End
1 of 1 26-09-2025, 11:30
ECE1001 about:srcdoc
Exam Date & Time: 26-Sep-2025 (09:30 AM - 11:00 AM)
2M
2M
7) The output is 1 for a three variable systems (A,B,C) whenever input combination
contains the odd '1'. For the given problem, solve the following
(a)Truth table (b ) Minimize the Boolean expression using a K Map
End
1 of 1 26-09-2025, 11:30
ECE1001 about:srcdoc
Exam Date & Time: 26-Sep-2025 (09:30 AM - 11:00 AM)
(4)
C
Answer all the questions.
8) Express the addition of three single bit combinational logic circuit with truth table
and implement the design using multiplexer.
(8)
End
1 of 1 26-09-2025, 11:30