"Automatic Verification of Sequential Circuits Using Temporal Logic."

Michael C. Browne et al. (1986)

> Home

Details and statistics

DOI: 10.1109/TC.1986.1676711

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  authority control:
- export record
  dblp key:
  - journals/tc/BrowneCDM86
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/BrowneCDM86
Michael C. Browne, Edmund M. Clarke, David L. Dill, Bud Mishra:
Automatic Verification of Sequential Circuits Using Temporal Logic. IEEE Trans. Computers 35(12): 1035-1044 (1986)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.