FPGA latency optimization using system-level transformations and DFG restructuring | IEEE Conference Publication | IEEE Xplore