Scribd
Upload
3K views

Structure of Wireless Communication Link

Details on structure of wireless communication link,transceiver block diagram structure,Simplified Models,Demodulator etc

Uploaded by

oureducation.in
Copyright
© Attribution Non-Commercial (BY-NC)
3K views

Structure of Wireless Communication Link

Details on structure of wireless communication link,transceiver block diagram structure,Simplified Models,Demodulator etc

Uploaded by

oureducation.in
Copyright
© Attribution Non-Commercial (BY-NC)
You are on page 1/ 10

A SUCCESS GUIDE

STRUCTURE OF WIRELESS COMMUNICATION LINK


The structure of wireless communication link in Wireless operations permit services like long-range communications These are impossible or impractical to implement with the wires usage in communication. This term is commonly used in the telecommunication industry in reference to telecommunications systems which is used to transfer information without the usage of wires. The information is then transferred in this manner over both short and long distances.

For more information click here

TRANSCEIVER BLOCK DIAGRAM STRUCTURE

TRANSCEIVER BLOCK DIAGRAM STRUCTURE


Each of the gigabit transceiver block has a clock multiplier unit CMU which provides clocking flexibility and supports a range of incoming data streams. In each CMU two transmitter phase-locked loops that is PLLs is there which generates the required clock frequencies. Each transmitter PLL supports all multiplication factors to allow the use of various input clock frequencies during transmission. Both of the transmitters PLLs are identical. But however each PLL is configured to support different data rates.

For more information click here

THE SIMPLIFIED MODELS OF WIRELESS COMMUNICATION LINKS

This is often preferable to have simplified models for wireless communication links. Moreover the analog radio channels with the downconverters ,upconverters, RF elements and noise interfere the signals and it is then added to time discreet low pass channel during transmission.

STRUCTURE OF A DEMODULATOR

A Single Chip QAM Demodulator with low Implementation Loss is a: Double Loop AGC for optimum usage of the A/D Converter The delay in half Nyquist filter and equaliser The adaptive equaliser LE/MSE or * LE/ZF preferred for QAM with M64* DFE/MSE required for QAM with M>64.

For more information click here

THE RELATED EXAMINATIONS


AIEEE : India Engineering Entrance Examination GATE : Graduate Aptitude test in engineering BITSAT : Birla Institute of Science and Technology Entrance Exam IIT JEE : IIT Joint Entrance Examination

PGECET: Post- Graduation Engineering Common Entrance Test.

TYPES OF COMPANIES WHERE QUESTIONS ON TOPIC ARE ASKED

Software Companies (Tech Mahindra , HCL , Google , TCS , HP)


TELCO TATA SAMSUNG NTPC

Vodaphone
SONY YAHOO Mindtree at Airport Abacus Infotech

SOME RELATED QUESTIONS


What is wireless networking? Why is WSN beneficial? What are the applications of WSN? What is the role of transciever?

For more information click here

Hoping this note will help you a lot in your success.

For more information click here

You might also like