Ece104 Lab Report 6

Transistor Biasing
Carino, Vincent Paul C.

Heartofblood05@gmail.com
INTRODUCTION
the function of the “DC Bias level” is to set the
In our experiment, we are introduced to transistor’s Q-point by managing its collector
transistor biasing which is the process of setting current to a constant and steady state value
a transistors DC operating voltage or current without any that is external input signal applied
conditions to the correct level so that any AC to the transistor base.
input signal can be amplified correctly by the
transistor according to the book from the Fixed Base Bias Circuit is known for transistors
reference. base current remains constant for given values
of Vcc and the transistor operating point must
BJT active semiconductor device shaped by remain constant or fixed. Below is the diagram
two PN junctions whose capacity is and formulas of Fixed Base Biasing Transistor.
amplification of an electric current. Bipolar
transistors are mad from 3 sections of
semiconductor material. Bipolar transistors are
named either NPN or PNP as indicated by the
course of action of their N-type and P-type
materials. BJT has three regions of operations,
cut-off immersion, and forward active. The
primary area is called cut-off. This is where the
transistor is basically latent
The correct biasing is to achieve the process of

commonly known as Base Bias. Below is the
diagram. Collector Feedback Bias is an another beta
dependent biasing method that requires two
resistors to provide the necessary DC bias for
the transistor. Below is the diagram and
fomulas for the Collector Feedback Bias.
Dual Feedback Transistor Biasing is an

additional resistor to the base bias network of
the previous configuration improves stability
even more with respect to variations in beta.
Below is the diagram and formulas of Dual
Feedback Transistor Biasing
METHODOLOGY
 6-3 / Transistor DC Circuit Voltage
First, we adjusted the power sources to

Transistor Biasing with Emitter Feedback is a maximum limit of the circuit board which is up
type of transistor biasing configuration, often to 11 Vdc only. We located the TRANSISTOR
called self-emitter biasing, uses both emitter LOAD LINES AND GAIN circuit block and
and base-collector feedback to stabilize the connected the circuit shown below.
collector current even further.
Below is the diagram and formulas of
Transistor Biasing with Emitter Feedback.
Second, we adjusted the positive variable

supply for 10 Vdc and we used post connectors
to select the R5. Third, we adjusted the R2 to
its maximum CCW position and measured the
and lastly, the Voltage Divider Transistor voltages of Q. we moved the two-post
Biasing is a common emitter transistor connector from its R5 position and selected R3
configuration comes from the fact that the two and sets up the R2 to its maximum CW positon.
resistors form a voltage or potential divider We recorded every measurement of voltage
network across the supply with their center through the collector current flow to its
point junction connected the transistors base maximum.
terminal as shown below.
RESULTS
In our experiment, we have measured and

calculated the given questions in the manual.
We have obtained results from the experiment.
 6-3 / Transistor DC Circuit Voltage
In 6-3, we have experimented all of the

procedures and these are the results
Lastly, we adjusted the R2 until Vce equlas to
5Vdc. We measured the voltage drops of R8,
R9 and Vce of Q1. We did the voltage drops
around the collector-emitter loop equal to the
voltage of the variable positive voltage source.
 6-4 / Transistor Load Lines
Firstly, as usual, we adjusted the positive

variable supply for 10Vdc. We used the two
post connectors to select the R5 and R8. We
adjusted R2 to maximum CCW position and
measured the voltage of Q1. We followed the
diagram below to test and setup the
measurement.
And after we finish the transistor DC Circuit

Voltage, we proceed to Transistor Load Lines.
 6-4 / Transistor Load Lines
we have started the experiment and we took a

long time figuring out how to finish it but in the
end, we’ve made an accurate results and
measured every information that the question
asking. These are the results from out
experiment.
We determined the end points of a load line are
based on the circuit collector supply voltage
and the circuit saturation current. We used
straight line to connect points that defined a
load line for the circuit. We verified that the
circuit load line can be used to predict the
collector current for a specified value of
collector-to-emitter voltage.
CONCLUSIONS
In this examination, we found out about the

base-emitter junction of a transistor
demonstrates like a PN junction of a diode. It
tends to be forward or reverse biased,
contingent upon the polarity of the inclination
supply. We watched the junction drop in the
forward direction is practically steady for
changing measures of base current. We
determined the drop across a base resistor. We
utilized the determined information to plot
typical trademark curve for the transistor
REFERENCES
Bird, J. (2014). Eletrical and Electronic Principles and Technology. New York: Routledge .
ECE104L Lab manual
Retrieved from:
https://www.electronics-
tutorials.ws/amplifier/transistor-biasing.html

Ece104 Lab Report 6

Uploaded by

Ece104 Lab Report 6

Uploaded by

Transistor Biasing

Carino, Vincent Paul C.

The correct biasing is to achieve the process of

Dual Feedback Transistor Biasing is an

 6-3 / Transistor DC Circuit Voltage

First, we adjusted the power sources to

Second, we adjusted the positive variable

In our experiment, we have measured and

 6-3 / Transistor DC Circuit Voltage

In 6-3, we have experimented all of the

 6-4 / Transistor Load Lines

Firstly, as usual, we adjusted the positive

And after we finish the transistor DC Circuit

 6-4 / Transistor Load Lines

we have started the experiment and we took a

In this examination, we found out about the

ECE104L Lab manual

You might also like