0% found this document useful (0 votes)
112 views

Assignment of Digital System (Binary Counter) PDF

The document describes the design of a digital binary counter that counts irregular sequences using JK flip-flops. State diagrams and a truth table are developed to represent the counter's states and outputs. Karnaugh maps are used to minimize the Boolean expressions for the flip-flop inputs. A circuit is designed based on the Boolean expressions and simulated in Multisim. The circuit is constructed physically and outputs the expected irregular counting sequences.

Uploaded by

Secret Genius
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
112 views

Assignment of Digital System (Binary Counter) PDF

The document describes the design of a digital binary counter that counts irregular sequences using JK flip-flops. State diagrams and a truth table are developed to represent the counter's states and outputs. Karnaugh maps are used to minimize the Boolean expressions for the flip-flop inputs. A circuit is designed based on the Boolean expressions and simulated in Multisim. The circuit is constructed physically and outputs the expected irregular counting sequences.

Uploaded by

Secret Genius
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 13

INTRODUCTION

The term "digital binary counter" refers to a device that counts binary numbers digitally. Flip-
flops and certain combinational circuits are used in digital counters for specific characteristics.
Flip-flops, as we all know, work with clock pulses. As a result, the counter will use these pulses
to count up or down. The period of clock signal will affect time delay in the counter. So, the
clock signal has a period of one second, this counter may also be converted into a timepiece.
The synchronous counter, as the name indicates, has flip-flops that are all in sync with one
another, that is, their clock inputs are coupled and activated by the same external clock signal.
This means that the value of all flip-flops is updated at the same time.
Methods & Procedures
First, we form a state diagram shown in figure i.

7 2
(111) (010)

6 5 3 1
HIGH LOW
(110) (101) (011) (001)

4 0
(100) (000)
Figure i: State diagram

Next, we develop a truth table shown in the Figure ii.

Present Stage Next Stage Flip-Flop Input


Q2 Q1 Q0 Q2 Q1 Q0 Y J2 K2 J1 K1 J0 K0
0 0 0 0 1 1 0 0 X 1 X 1 X
0 0 0 X X X 1 X X X X X X
0 0 1 0 0 0 0 0 X 0 X X 1
0 0 1 X X X 1 X X X X X X
0 1 0 0 0 1 0 0 X X 1 1 X
0 1 0 X X X 1 X X X X X X
0 1 1 0 1 0 0 0 X X 0 X 1
0 1 1 X X X 1 X X X X X X
1 0 0 X X X 0 X X X X X X
1 0 0 1 1 0 1 X 0 1 X 0 X
1 0 1 X X X 0 X X X X X X
1 0 1 1 0 0 1 X 0 0 X X 1

1 1 0 X X X 0 X X X X X X
1 1 0 1 1 1 1 X 0 X 1 1 X

1 1 1 X X X 0 X X X X X X

1 1 1 1 0 1 1 X 0 X 0 X 0
Figure ii: Truth Table and State Table

After developing the truth table, Karnaugh map is created for minimization. Karnaugh map is
a method used to minimize Boolean expression without using Boolean algebra theorems.
The Karnaugh maps of the output J0, K0, J1, K1, J2 and K2 are shown in Figure iii, iv and v
respectively. The simplified results are at the bottom of the Karnaugh maps.

Q0Y Q0Y 00 01 11 10
00 01 11 10
Q2Q1 Q2Q1
00 0 X X 0 00 X X X X

01 0 X X 0 01 X X X X

11 X X X X 11 X 0 0 X

10 X X X X 10 X 0 0 X

J2= 0 K2= 0

Figure iii: Karnaugh maps of J2 and K2

Q0Y 00 01 11 10 Q0Y 00 01 11 10
Q2Q1 Q2Q1
00 1 X X 0 00 X X X X
01 X X X X 01 1 X X 0
11 X X X X 11 X 0 1 X
10 X 1 0 X 10 X X X X

J1= Q0’ K1= Q2’Q0’ + Q0Y


Figure iv: Karnaugh maps of J1 and K1

Q0Y 00 01 11 10 Q0Y 00 01 11 10
Q2Q1 Q2Q1
00 1 X X X 00 X X X 1

01 1 X X X 01 X X X 1

11 X 1 X X 11 X X 0 X

10 X 0 X X 10 X X 1 X

J0= Q2’ + Q1 K0= Q2’ + Q1’

Figure v: Karnaugh maps of J0 and K0

Based on the Boolean expression that is found by doing Karnaugh map, a circuit diagram is
designed. After designing the circuit diagram, Multisim software is used to fix and check our
circuit before doing by hand in lab. Multisim is used to watch the placement of components
and wiring. The result of Multisim is showed below.
RESULTS
Components Placement & Wiring:

Figure 1: Flip-flop circuit designed by using Multisim

Stimulation result:
• Low

Figure 2: The output of 7-segment display (Low-2)


Figure 3: The output of 7 -segment display (Low-1)

Figure 4: The output of 7 -segment display (Low-0)


Figure 5: The output of 7 -segment display (Low-3)

• High

Figure 6: The output of 7 -segment display (High -7)


Figure 7: The output of 7-segment display (High -5)

Figure 8: The output of 7 -segment display (High -4)


Figure 9: The output of 7 -segment display (High -6)

Components Placement & Wiring:

Figure 10: The flip-flop circuit constructed in lab


Stimulation result at lab:
• Low

Figure 11: The output of counter system (Low -2)

Figure 12: The output of counter system (Low -1)


Figure 13: The output of counter system (Low -0)

Figure 14: The output of counter system (Low -3)


• High

Figure 15: The output of counter system (High -7)

Figure 16: The output of counter system (High -5)


Figure 17: The output of counter system (High -4)

Figure 18: The output of counter system (High -6)


Discussion:
Bidirectional irregular counter can count irregular sequence when y is low and high. State
diagram was used to show the sequence of the numbers. Truth table was then made based on
the state diagram. Based on that, K-map was made to find the Boolean expression for each
input of JK flip-flop.
The counter circuit was designed based on Boolean expression acquired. It was then
constructed and simulated in Multisim to verify that the design and Boolean was correct. The
circuit was able to produce the expected outcome which was 7,5,4,6 when high and 2,3,0,1
when low. This shows that the Boolean expression and the circuit designed was correct.
After that, the circuit was constructed in the lab as Figure 10 shows. Data sheets was used to
make sure the connection to the pins of ICs was correct. For each pin in the design, IC pin’s
number was annotated first to avoid any confusion while constructing the circuit. The circuit
also shows the expected outcome when it was run. This is because state diagram, truth table
and K-map was done correctly. The was also suitable for the circuit that was designed.

Conclusion:
The high and low output was achieved using bidirectional irregular counter. The number for
high and low was turned into two state diagrams each represent high and low output. By
referring to those, truth table was constructed accurately. Based on truth table, K-map was
made to extract Boolean expressions of each input. Those Boolean expressions are used to
design the circuit of bidirectional irregular counter.
The designed circuit attained the expected result when it was simulated in Multisim software.
The circuit also accomplish the same result when it was run in a lab with real components.

You might also like