Scribd
Upload
54 views2 pages

Lab Report Template 4

The document is a lab report submitted by Md Murad Hossain for their Digital Logic Design course. The report details an experiment conducted on October 18th, 2022 where the student implemented basic logic gates like AND, OR, NOT, XOR, and XNOR using only NAND and NOR universal gates. The student provided logic diagrams and circuit diagrams to demonstrate how to construct the individual gates out of the universal gates.

Uploaded by

Murad Hossain
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
54 views2 pages

Lab Report Template 4

The document is a lab report submitted by Md Murad Hossain for their Digital Logic Design course. The report details an experiment conducted on October 18th, 2022 where the student implemented basic logic gates like AND, OR, NOT, XOR, and XNOR using only NAND and NOR universal gates. The student provided logic diagrams and circuit diagrams to demonstrate how to construct the individual gates out of the universal gates.

Uploaded by

Murad Hossain
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

Green University of Bangladesh

Department of Computer Science and Engineering(CSE)


Faculty of Sciences and Engineering
Semester: (Spring, Year:2021), [Link]. in CSE (Day)

LAB REPORT NO #
Course Title:
Course Code: CSE 204 Section: 213 D3

Lab Experiment Name: Implementing all individual gates with universal gates
NAND & NOR

Student Details

Name ID
1. Md Murad Hossain 213002132

Lab Date : 18.10.2022


Submission Date : 24.10.2022
Course Teacher’s Name : Md Mamunur Rahman

[For Teachers use only: Don’t Write Anything inside this box]

Lab Report Status


Marks: ………………………………… Signature:.....................
Comments:.............................................. Date:..............................
1. TITLE OF THE LAB EXPERIMENT [1]

Implementing all individual gates with universal gates NAND & NOR

2. OBJECTIVES/AIM [1]

To implement all individual gate like AND ,OR NOT,XOR,XNOR etc by using logic diagram
and circuit diagram.

3. PROCEDURE / ANALYSIS / DESIGN [2]

You might also like