Scribd
Upload
3 views

Assignment6

The document outlines Assignment 6 for COEN 212 - Digital Systems Design I, due on November 21, 2024. It includes various tasks related to sequential circuits, registers, counters, memory, and programmable logic devices, along with specific submission instructions. Each question has a designated point value and requires detailed solutions, diagrams, and logic designs.

Uploaded by

lord4ethan
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
3 views

Assignment6

The document outlines Assignment 6 for COEN 212 - Digital Systems Design I, due on November 21, 2024. It includes various tasks related to sequential circuits, registers, counters, memory, and programmable logic devices, along with specific submission instructions. Each question has a designated point value and requires detailed solutions, diagrams, and logic designs.

Uploaded by

lord4ethan
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

COEN 212 - Digital Systems Design I - Fall 2024

Assignment 6 – Sequential Circuits/Registers/Counters/Memory/PLDs


Deadline: Thursday November 21st 2024 at 11:59 pm.
Note: Questions have been chosen from the textbook with minor modifications

Submission instructions:
- Please include a statement of originality in your assignment, on top of your name and student ID.
- Please show all solution steps for each question. Note that only stating the final answers would
not result in any mark.
- Please convert your assignment to pdf format before submission.
- It is recommended that you state each question followed by its solution, so that you can ensure
that the marker won’t skip any of your solutions.
- Please submit your assignment through Moodle way before the deadline.

1. (5 points) Show that the characteristic equation for the complement output of a JK flip-flop is
𝑄 ′ (𝑡 + 1) = 𝐽′ 𝑄 ′ + 𝐾𝑄

2. (15 points) A sequential circuit with two D flip-flops A and B, two inputs, x and y; and one
output z is specified by the following next-state and output equations:
𝐴(𝑡 + 1) = 𝑥𝑦 ′ + 𝑥𝐵
𝐵(𝑡 + 1) = 𝑥𝐴 + 𝑥𝐵 ′
𝑧=𝐴
• Draw the sequential circuit representing the above equations
• Draw the state table
• Draw the corresponding state diagram

3. (20 points). For the circuit described by the given state diagram,
a) Determine the state transitions and output sequence that will be generated when an
input sequence of 010110111011110 is applied to the circuit (MSB first) and it is
initially in the state 00.
b) Find all of the equivalent states in the given state diagram and draw a simpler, but
equivalent, state diagram.
c) Using D flip-flops, design the equivalent machine (including its logic diagram)
described by the state diagram in (b).
COEN 212 - Digital Systems Design I - Fall 2024

4. (20 points). Design a sequential circuit with two JK flip-flops A and B and two inputs E and F.
• If E = 0, the circuit remains in the same state regardless of the value of F.
• When E = 1 and F = 1, the circuit goes through the state transitions from 00 to 01, to 10,
to 11, back to 00, and repeats.
• When E = 1 and F = 0, the circuit goes through the state transitions from 00 to 11, to 10,
to 01, back to 00, and repeats.

5. (10 points). Design a sequential circuit with two D flip-flops A and B, and one input x_in.
a) When x_in = 0, the state of the circuit remains the same. When x_in = 1, the circuit
goes through the state transitions from 00 to 01, to 11, to 10, back to 00, and repeats.
b) When x_in = 0, the state of the circuit remains the same. When x_in =1, the circuit goes
through the state transitions from 00 to 11, to 01, to 10, back to 00, and repeats.

6. (5 points). Design the sequential circuit specified by the following state diagram using T flip-
flops.

7. (5 points). Draw the logic diagram of a four‐bit register with four D flip‐flops and four 4 × 1
multiplexers with mode selection inputs s1 and s0. The register operates according to the following
function table.

8. (5 points). Using JK flip-flops, design a counter with the following repeated binary sequence:
0, 1, 2, 3, 4, 5, 6, 0 and derive its logic diagram.

9. (5 points). Using D flip-flops, design a counter with the following repeated binary sequence: 0,
2, 4, 6, 8, 0 and derive its logic diagram.

10. (5 points). The memory units that follow are specified by the number of words multiplied by
the number of bits per word. Note that K stands for Kilo, M for Mega, and G for Gega.
COEN 212 - Digital Systems Design I - Fall 2024

a) 8 K × 32
b) 2G×8
c) 16 M × 32
d) 256 K × 64
e) 128 M × 64

For each case: - How many address lines are needed?


- How many data lines are needed?
- What is the total number of bytes (B), kilobytes (KB), megabytes (MB),
or gegabytes (GB) stored in the memory unit? For each case, use at least
two units.

11. (6 points). Tabulate the PLA programming table for the four Boolean functions listed below.
Minimize the numbers of product terms.
𝐴(𝑥, 𝑦, 𝑧) = Σ(1, 3, 5, 6)
𝐵(𝑥, 𝑦, 𝑧) = Σ(0, 1, 6, 7)
𝐶(𝑥, 𝑦, 𝑧) = Σ(1, 5)
𝐷(𝑥, 𝑦, 𝑧) = Σ(0, 2)

Draw the internal logic of the PLA (2 points).

You might also like